We developed a battery protection IC integrating a low specific on-resistance bi-directional Trench Lateral Power MOSFET (BTLPM).
A Li-ion battery is widely used in portable devices, and a small and thin battery is required. A battery protection system must be small as well. A single-chip system, which integrates control units and bi-directional switches, occupied less mounting area compared to a current multi-chip system because of the reduced total package size of the single-chip system. However, total chip costs are higher than that of a multi-chip system when conventional LDMOS is used for the bi-directional switches, since the chip fabrication cost is higher than that of discrete devices and the size of integrated bidirectional switches become larger than discrete devices because of the high on-resistance of LDMOS.
In order to reduce on-resistance, we newly developed high-side n-channel bi-directional Trench Lateral Power MOSFET switches (BTLPM). In the bi-directional switches, two MOSFETs share a drain region and there is neither drain contact nor drain metal wire. Fig. 1 shows I-V characteristics of fabricated bi-directional TLPM switches. The bi-directional switches have a breakdown voltage of 23 V and a specific on-resistance of 6.8 mΩ-mm 2 per one-side MOSFET.
Wafer-level Chip Size Package (W-CSP) is utilized. As shown in Fig. 2 , the chip mounting area is reduced to 3 mm 2 , which is less than one-third of that of conventional multi-chip system. Fig. 3 shows the contribution of parasitic wire resistance to total on-resistance of packaged TLPM. In a W-CSP, parasitic wire We developed a battery protection IC integrating a low specific on-resistance bi-directional trench lateral power MOSFET (BTLPM). In the bi-directional switches, two MOSFETs share a drain region and there is neither drain contact nor drain metal wire. The developed bi-directional switches have a breakdown voltage of 23 V and a specific on-resistance of 6.8 mΩmm 2 per one side MOSFET. Wafer-level Chip Size Package (W-CSP) is utilized, and the chip mounting area can be reduced to 3 mm 2 , which is less than one-third of conventional multi-chip system. Parasitic wire resistance is also reduced to 5.3 mΩ, which is about one-seventh of that of conventional package without thick copper layer. 1 IC Table 1 . Basic specifications of battery protection IC. 6(e) W-CSP 
